Advanced NEMFET-based Power Management for deep-submicron Integrated Circuits

Sorin Cotofana and Marius Enachescu

Computer Engineering Laboratory
Faculty of Electrical Engineering, Mathematics and Computer Science
Delft University of Technology (TU Delft), The Netherlands
Motivation

- CMOS technology is approaching its physical limits.
  - Emerging technologies have been investigated and proposed to supersede the MOSFET, e.g., Nano-Electro-Mechanical FETs (NEMFETs), carbon nanotubes, quantum dot cellular automata, single-electron devices.
  - Only low complexity circuits were successfully designed with the above technologies.

- 3D-Stacked IC (3D-SIC) may provide a smooth transition between CMOS and emerging devices.
  - It is a technology that potentially provides heterogeneous integration, higher performance, and lower power consumption, when compared to planar ICs.

- Scaling CMOS technology could still provide 30% improvement in performance at the 28 nm node with respect to the 40 nm node.
  - Tremendous increase of power dissipation of digital CMOS.
  - The life of the battery operated embedded systems with low activity, which is mostly determined by the standby leakage power dissipated by the circuit in sleep mode, is directly affected.

We address A Hybrid CMOS-NEMS 3D Stacked Chip Power Management Architecture.
NEMFET Background

NEMFET Geometry / Equivalent circuit

Static Analysis 65nm CMOS High-VT vs. NEMFET

10/25/11
NEMFET Dynamic Behavior

Transient calculation (Pull-in)

Energy consumption (Pull-in)

Switching time $\sim 17.9$ ns

Energy consumption $\sim 39.7$ fJ
Power Management
Towards “Zero-Energy”

- Area reclaimed on the CMOS Tier
  - Signal interconnect length inside/ between gated components,
  - “True” VDD (TVDD) supply rings surrounding gated blocks are translated to the NEMS tier.

- Easy to integrate hybrid devices technologies
  - Low-leakage NEMFET device,
  - Energy scavengers,
  - Temperature sensors, etc.

- IP Reuse
- Power management controller and always-on cells placed on:
  - CMOS tier or NEMS tier.
A Case Study

- Heart beat rate monitor - Detects QRS complex in an Digitized Electrocardiogram (ECG).
  - Step 1. Identifies the R peaks in the ECG signal.
  - Step 2. Measures the interval between two consecutive R peaks.

- Four Designs
  - Reference Design – 1 TIER design with “classic” High-VT power switches.
    - 16-bit openMSP 430
    - DMEM - 2kB SRAM
    - PMEM - 4kB ROM
    - Peripherals
  - Stacked Design – 2 TIER design
    - Bottom TIER – openMSP430 based SoC
  - Hybrid Design – 2 TIER design
    - Bottom TIER – openMSP430 based SoC
    - Top TIER – PSO devices: NEMFETs
  - Leakage Enhanced Design – 2 TIER design
    - Top TIER – PSO devices: NEMFETs
    - Top TIER – PSO and PM Cells: NEMFETs
A Case Study (2)

- Large metal vias connecting adjacent dies
- 5 μm diameter
- 20 μm length
- 10 μm pitch
- \( R \approx 0.2 \, \Omega / \text{entire TSV} \) ➔ low IR-drop in ON state
- \( C \approx 40 \, \text{fF} \) ➔
  limits the granularity of the power gating

TSV model based on Katti et. al. (IEDM, 2010)
Delay and Leakage Analysis

- Delay degradation
  - “interruption” of the power/ground (P/G) rails by the power switch
  - IR Drop on the power supply net

<table>
<thead>
<tr>
<th>Implementation type</th>
<th>Average IR-Drop [mV] on STs</th>
<th>Average IR-Drop [mV] on $V_{DD}$ Rail</th>
<th>Average IR-Drop [mV] Total</th>
<th>Clock period [ns]</th>
<th>IR Drop aware clock period [ns]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference</td>
<td>71.40</td>
<td>35.73</td>
<td>107.13</td>
<td>6.577</td>
<td>6.855</td>
</tr>
<tr>
<td>Stacked</td>
<td>4.46</td>
<td>35.55</td>
<td>40.01</td>
<td>6.426</td>
<td>6.525</td>
</tr>
<tr>
<td>Hybrid</td>
<td>18.43</td>
<td>35.55</td>
<td>53.98</td>
<td>6.426</td>
<td>6.561</td>
</tr>
</tbody>
</table>

Leakage Roadmap
Energy Analysis

Power Execution Trace

\[ E_{TOTAL} = T_{ON} \cdot P_{ON} + T_{OFF} \cdot P_{OFF} + E_{TRANS} \]

\[ = T_{ON} \left( P_{ACTIVE} + P_{LEAK,ON} \right) + T_{OFF} \cdot P_{LEAK,OFF} + T_{TRANS} \cdot P_{TRANS} \]

1292 cycles
sampling data analysis

2036 cycles
heart beat detection

Cycles = 198.5 \times 1292 + 1.5 \times 2036 = 259516
## Energy Analysis (2)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Reference</strong></td>
<td>5.0340</td>
<td>56.28</td>
<td>26.02</td>
<td>81.28</td>
<td>48.04</td>
</tr>
<tr>
<td><strong>Hybrid</strong></td>
<td>5.0339</td>
<td>4.52</td>
<td>26.02</td>
<td>29.52</td>
<td>37</td>
</tr>
<tr>
<td><strong>Leakage-Enhanced</strong></td>
<td>4.7</td>
<td>4.52</td>
<td>0.364</td>
<td>4.884</td>
<td>37</td>
</tr>
</tbody>
</table>

*Active time = 1.73 ms, Idle time = 993.35 ms, Transition time = 5.32 ms @ 150 MHz*

- Improvements: 16.64X, 17%

- State-of-the-art piezoelectric vibration scavengers from Aktakka et. al.:
  - power density of 6.45 µW/mm³/g²
- Our assumptions: 1g constant acceleration
  => for 8µJ, 1,24mm³
Duty Cycle vs. Energy Improvement
Conclusions

- The proposed architecture can help ubiquitous embedded nano-systems cope with very tight energy budgets.
- Promising candidate in reaching truly “zero-energy” ubiquitous nano-systems.
- Specifically effective for low activity applications.
- Energy evaluation of the Enhanced design indicated a reduction of 7% over the 3D Hybrid architecture and of about 15% with respect to the 2D CMOS counterpart.
- For applications with lower activity, the potential energy improvement can reach up to 90%, with respect to the 2D CMOS Reference design.