

「低電力CMOS設計の秘訣とテクニック」

Tips and Techniques for Low Power CMOS Design

Tadahiro Kuroda

Keio University

www.kuroda.elec.keio.ac.jp



T. Kuroda (1/64)

Means to Maintain Throughput at Low V_{DD}

- Parallel / Pipeline (circuit can be slow)
 - Good for signal processing, but at the cost of area penalty
 - Lowering V_{TH} to recover circuit speed (circuit should be fast)
 - Speed requirement changes from time to time
 - Variable V_{DD} , Variable V_{TH}
 - Utilizing surplus timing (some circuit should be fast, others can be slow)
 - Speed requirement differs from circuits to circuits
 - Multiple V_{DD} , Multiple V_{TH}
- It is essential to control V_{DD} and V_{TH} for low-power, high-speed circuit design.

Ref. [1]




T. Kuroda (2/64)

Optimize and control V_{DD} and V_{TH}

Controlling V_{DD} by Circuit

- Series regulator
 - + easy to integrate
 - low efficiency
($\eta < V_{out}/V_{DD}$)
- DC-DC converter (switching regulator)
 - + high efficiency ($\eta = \sim 0.9$)
 - off-chip L, more pads



$\eta=0.95$: Ref. [2]

Switching noise: Ref. [3][4]




T. Kuroda (3/64)

T. Kuroda (4/64)

Controlling V_{TH} by Circuit


■ Substrate bias (body effect)



T. Kuroda (5/64)




Total Power is Min. When $P_{leakage}/P_{active} = 30/70$



T. Kuroda (7/64)




Trade-offs between Power and Delay



- Power is reduced while delay is unchanged if both V_{DD} and V_{TH} are lowered such as from A to B.

T. Kuroda (6/64)



Tip 2

Total power is minimum when $P_{leakage}/P_{active}$ is 30/70.

T. Kuroda (8/64)




Tip 3

If you don't need to hustle, relax and save power.

T. Kuroda (9/64)




Active Leakage Power Reduction



T. Kuroda (11/64)




Dynamic Power Reduction




T. Kuroda (10/64)

Power-Delay Optimization for Interconnects



T. Kuroda (12/64)

Work As Slowly As Possible before Working Hastily for Taking A Break



T. Kuroda (13/64)




Tip 4

Utilize surplus timing
with multiple V_{DD} 's and V_{TH} 's

T. Kuroda (14/64)



Clustered Voltage Scaling




- Minimize penalties associated with level converters.

Ref. [17]

T. Kuroda (15/64)




Flip-Flop with Level Converter




T. Kuroda (16/64)



Area, Energy, Delay Comparison



T. Kuroda (17/64)




T. Kuroda (18/64)

Row-by-Row V_{DD} Assignment

- Mostly compatible with conventional layout, and hence, no penalty.

- 1) A single pair of power supply lines for each cell row.
- 2) Existing cell layout in a library can be utilized for both V_{DDH} - and V_{DDL} -cells without modification.




- Row assignment algorithm for EDA ... Ref.[19]

- 1) Conventional P&R for single V_{DD} .
- 2) Total area of V_{DDL} -cells is computed and accumulated on the downward path in the cell rows.
- 3) When the accumulated V_{DDL} -cell area exceeds an average total cell area per row, one of the rows is selected as the V_{DDL} row such that the total distance of cell movement is minimized.
- 4) Steps (2)-(3) are carried out repeatedly from top to bottom.

T. Kuroda (19/64)

SLLC Layout

- SLLC is placed in V_{DDH} row.
- V_{DDL} is provided from an adjacent V_{DDL} row by a signal interconnection.
- Clock trees are placed in V_{DDL} to reduce power for clock distribution.



T. Kuroda (18/64)


Design Flow

Design flow:

- 1) Conventional design for V_{DDH}
- 2) Partition circuits for V_{DDH} and V_{DDL}
- 3) Modify P&R for non-critical circuits (Floorplan and critical path design are preserved.)

Advantages:

- 1) Small penalty in design time
- 2) Minimum addition to the conventional design methodology



Ref. [19]




T. Kuroda (20/64)



Design Example

MPEG-4 Video Core


- QCIF 10fps Codec @ 30MHz
- 0.3 μ m CMOS
- 3 million transistors
- 9mm x 9mm
- Three designs
 - 1) Conventional design at 3.3V
 - 2) 2.5V design with V_{TH} control by VTCMOS ... Ref. [6]
 - 0.2V \pm 0.05V @ active
 - 0.5V \pm 0.05V @ standby
 - 3) Dual- V_{DD} (2.5V, 1.75V) design in VTCMOS ... Ref. [18]



T. Kuroda (21/64)




Path-Delay Distribution



T. Kuroda (23/64)



Design Results




* Additional 3 weeks in design time
* <5% area increase for logic circuits

T. Kuroda (22/64)



Optimum V_{DDL}/V_{DDH}




■ Rule of thumb: $V_{DDL}/V_{DDH}=0.6\sim0.7$ minimizes P_{total} .

T. Kuroda (24/64)

Ref. [20]



Dual- V_{DD} Layout Results



■ $V_{DDL}/V_{DDH}=0.7$ balances numbers of V_{DDL}/V_{DDH} rows.

T. Kuroda (25/64)




Tip 5

Total power is minimum when $V_{DDL} / V_{DDH} = 0.7$

T. Kuroda (27/64)



Another Example



T. Kuroda (26/64)



Multiple V_{DD} Theory

Ref. [21]

For single power supply (V_1)

$$P_1 = f \cdot C_1 \cdot V_1^2 \quad (1)$$

For multiple power supplies ($V_1 > V_2 > \dots > V_n$)

$$P_n = f \cdot \left\{ \left(C_1 - \sum_{i=2}^n C_i \right) \cdot V_1^2 + \sum_{i=2}^n C_i \cdot V_i^2 \right\} \quad (2)$$

where C_i is total capacitance of gates that operate under V_i

Power ratio is

$$R \equiv \frac{P_n}{P_1} = 1 - \sum_{i=2}^n \left[\left(\frac{C_i}{C_1} \right) \cdot \left\{ 1 - \left(\frac{V_i}{V_1} \right)^2 \right\} \right] \quad (3)$$

Delay and capacitance is mostly in proportion (evidence is in the next two foils),

$$\frac{C_i}{C_1} = \frac{\int_0^1 p(t) \cdot t_i \cdot dt}{\int_0^1 p(t) \cdot t \cdot dt} \quad (4)$$

where $p(t)$ is a path-delay distribution function


$$\int_0^1 p(t) \cdot dt = 1 \quad (5)$$

and t_i is total delay of gates at V_i that will operate under V_i


T. Kuroda (28/64)



Three V_{DD} 's



$$V_1 = 1.5V, V_{TH} = 0.3V, p(t):lambda$$



T. Kuroda (29/64)



Multiple V_{TH} Theory

Ref. [21]

For single V_{TH} ($V_{TH,1}$), chip leakage current is $I_1 = \left(\frac{I_0}{W_0} \right) \cdot W_1 \cdot 10^{-\frac{V_{TH,1}}{S}}$ (1)

For multiple V_{TH} ($V_{TH,1} < V_{TH,2} < \dots < V_{TH,n}$)

$$I_n = \left(\frac{I_0}{W_0} \right) \cdot \left\{ \left(W_1 - \sum_{i=2}^n W_i \right) \cdot 10^{-\frac{V_{TH,1}}{S}} + \sum_{i=2}^n W_i \cdot 10^{-\frac{V_{TH,i}}{S}} \right\} \quad (2)$$

where W_i is equivalent total gate width under V_i .

Chip leakage current ratio is

$$R \equiv \frac{I_n}{I_1} = 1 - \sum_{i=2}^n \left[\left(\frac{W_i}{W_1} \right) \cdot \left\{ 1 - 10^{-\frac{V_{TH,i}-V_{TH,1}}{S}} \right\} \right] \quad (3)$$

Delay and the equivalent total gate width is mostly in proportion
(evidence in the next foil)


$$\frac{W_i}{W_1} = \frac{\int_0^i p(t) \cdot t_i \cdot dt}{\int_0^1 p(t) \cdot t \cdot dt} \quad (4)$$

The chip leakage ratio can be computed in the same way as in the power dissipation under multiple V_{DD} .

T. Kuroda (31/64)



Optimum Numbers of Supplies




- The more V_{DD} 's, the less power, but the effect will be saturated.
- Power reduction effect will be decreased as V_{DD} 's are scaled.
- Optimum V_2/V_1 is around 0.7.

T. Kuroda (30/64)



Three V_{TH} 's




$$V_{DD} = 1.5V, V_{TH,1} = 0.3V, p(t):lambda$$

T. Kuroda (32/64)



Optimum Numbers of Thresholds



- At $V_{DD}=1.5V$, % of circuits in $V_{TH,1}, \dots, V_{TH,4}$ is 0.4%, 3%, 11%, 85%.
- The more V_{TH} 's, the less leakage, but the effect will be saturated.
- Leakage reduction effect will be decreased as V_{DD} are scaled.

T. Kuroda (33/64)



Tip 6

Two types are sufficient
(Dual V_{DD} 's, dual V_{TH} 's)

T. Kuroda (34/64)




Tip 7

Adapt to the change
with variable V_{DD} and V_{TH}


T. Kuroda (35/64)



Dynamic Voltage Scaled Microprocessor





Variable Supply-voltage scheme : Ref [22]
MIPS3900 ('97) : Ref [22]
ARM8 ('00) : Ref [23]



T. Kuroda (36/64)



Body Bias Controlled Processor





Variable Threshold-voltage CMOS : Ref [6-8]
MPEG-4 Codec : Ref [18][24]
SH-4 : Ref [10]

T. Kuroda (37/64)





Two Hopping Levels Are Sufficient



T. Kuroda (39/64)



V_{DD}-Hopping in Real-Time Applications



- Application slicing and software feedback guarantee real-time operation.

T. Kuroda (38/64)


Ref [25][26]

Courtesy Prof. T. Sakurai, U. of Tokyo




Changeover Time Makes No Difference

MPEG-2 video decoding



T. Kuroda (40/64)

VSELP speech encoding




Tip 8

Two hopping levels are sufficient
($f, f/2$)


T. Kuroda (41/64)



V_{TH} -Hopping



T. Kuroda (42/64)




Ref [29]


Courtesy Prof. T. Sakurai, U. of Tokyo



Experimental Results with RISC Processor



0.6μm process
Overhead of V_{TH} -hopping : 14%
RISC core : 2.1mm x 2.0mm
 V_{BS} selector : 0.2mm x 0.6mm



T. Kuroda (43/64)




Tip 9

Cooperate across various levels of design hierarchy



T. Kuroda (44/64)

Scalability of Reverse Body Bias



- RBB less effective with technology scaling


T. Kuroda (45/64)

Ref [30]
Courtesy Intel Labs.




Forward Body Bias

- 1GHz Router Chip Ref [32]




T. Kuroda (47/64)

- 5GHz 32b Integer-Execution Core Ref [33]



Effectiveness of Reverse Body Bias



- RBB less effective at shorter L and lower V_{TH}


T. Kuroda (46/64)

Ref [31]
Courtesy Intel Labs.




Two Modes in VTCMOS

Low-power mode




T. Kuroda (48/64)

High-speed mode



Tradeoff Associated with γ




- Larger γ is better as long as $|V_{BB}| > V_O$

T. Kuroda (49/64)



V_o Scaling in High-Speed Mode




- VTCMOS will be effective in high-speed mode

Ref [36]



180nm node



- VTCMOS is effective as long as $|\Delta V_{BB}| > V_O$
($V_O = 0.5 \sim 1 \text{ V} < V_{DD}$)


T. Kuroda (50/64)

Ref. [34][35]

Courtesy Prof. T. Hiramoto, U. of Tokyo



Technology-Circuit Cooperation



- Technology provides multiple kinds of MOSFET's and designers make use of the gift.

Ref [37]

T. Kuroda (52/64)



Tip 10



Right circuit for the right job

T. Kuroda (53/64)



Conditional Flip-Flop

Clock-on-Demand (COD) F/F





- Clock is provided to F/F only when new data comes.

T. Kuroda (55/64)

Ref [41]

Clock Induced Power Dissipation in F/F




12 / 24 transistors dissipate power for clocking even without no new data

T. Kuroda (54/64)



COD-F/F: Low Power




- Advantage + Low power
- Penalty - Area increase by 12%
- Set-up time increase

T. Kuroda (56/64)




Highlight One's Good Point

COD-F/F (Low Power)



NS-F/F (High Speed)



T. Kuroda (57/64)

	Power ($\mu\text{W}/\text{MHz}$)	C-to-Q (ns)	Setup (ns)	Hold (ns)	Area (μm^2)
Conventional	0.78 (1.0)	0.35 (1.0)	0.14	-0.12	202 (1.0)
COD-F/F	0.34 (0.4)	0.49 (1.4)	0.90	0.46	202 (1.0)
NS-F/F#1	1.21 (1.6)	0.81 (2.3)	-0.32	0.34	259 (1.3)
NS-F/F#2	1.90 (2.4)	1.55 (4.4)	-1.06	1.08	274 (1.4)
NS-F/F#3	1.68 (2.2)	1.69 (4.8)	-1.20	1.22	288 (1.4)
NS-F/F#4	1.72 (2.2)	1.99 (5.7)	-1.50	1.52	302 (1.5)



Summary

Tip 1: Optimize and control V_{DD} and V_{TH} .

- Trade-offs between power and delay are given by V_{DD} and V_{TH} .

Tip 2: Total power is minimum when $P_{\text{leakage}}/P_{\text{active}} = 30/70$.

- Optimum V_{DD} and V_{TH} are given by this condition.

Tip 3: If you don't need to hustle, relax and save power.

- Squeezing out last 10% of performance is very costly in dynamic & leakage power consumption due to super-linearity.
- Last 5% of performance increase demands 20% more power in repeater insertion in a long interconnect due to super-linearity.

Tip 4: Utilize surplus timing with multiple V_{DD} 's and V_{TH} 's.

- Employ lower V_{DD} , higher V_{TH} , in non-critical circuits to reduce power dissipation, leakage current, without degrading chip performance.

Tip 5: Total power is minimum when $V_{DDL}/V_{DDH} = 0.7$.

- This rule almost applies to any design in any technology.

T. Kuroda (59/64)

F/F Blending : Create A Best Mix of the Advantages

DCT design	Conv.	Low Power	High Speed
Power (mW/MHz)			
random picture	1.18 (1.0)	0.88 (0.8)	1.47 (1.2)
still picture	0.68 (1.0)	0.33 (0.5)	1.01 (1.5)
Min. cycle time (ns)	12.46 (1.0)	12.46 (1.0)	9.99 (0.8)
Area (mm^2)	0.61 (1.0)	0.69 (1.1)	0.71 (1.2)
F/F type	Conv.	Low Power	High Speed
Conv.	711	158	270
COD-F/F	-	553	-
NS-FF : setup time			
#1 : -0.32	-	-	49
#2 : -1.06	-	-	143
#3 : -1.20	-	-	71
#4 : -1.50	-	-	178

Ref [41]

T. Kuroda (58/64)

Summary (cont.)

Tip 6: Two types are sufficient.

- Dual V_{DD} 's, dual V_{TH} 's are enough in design with multiple voltage planes.

Tip 7: Adapt to the change with variable V_{DD} and V_{TH} .

- V_{DD} , V_{TH} can be optimally controlled by circuit.

Tip 8: Two levels are sufficient.

- f and f/2 are good enough in V_{DD} , V_{TH} hopping.

Tip 9: Cooperate across various levels of design hierarchy.

- System knows when you can cut a corner. Circuit knows how to make it.
- Technology provides multiple kinds of MOSFET's and designers make use of the gift.

Tip 10: Right circuit for the right job.

- Employ different circuits with their own good points, and create a best mix of the advantages rather than employing a single best circuit.

T. Kuroda (60/64)



References

- [1] T.Kuroda et al., "Overview of low-power ULSI circuit techniques," *IEICE Trans. on Electronics*, vol. E78-C, no. 4, pp. 334-344, April 1995.
- [2] F.Ichiba et al., "Variable Supply-Voltage Scheme with 95%-Efficiency DC-DC Converter for MPEG-4 codec," *ISLPED*, pp.54-59, Aug. 1999.
- [3] W.Namgoong et al., "A High-Efficiency Variable-Voltage CMOS Dynamic dc-dc Switching Regulator," *ISSCC*, pp. 380-381, Feb. 1997.
- [4] S.Sakiyama et al., "An On-Chip High-Efficiency and Low-Noise DC/DC Converter Using Divided Switches with Current Control Technique," *ISSCC*, pp. 156-157, Feb. 1999.
- [5] T.Kobayashi et al., "Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation," *CICC*, pp.271-274, May 1994.
- [6] T.Kuroda et al., "A 0.9V 150MHz 10mW 4mm² 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme," *JSSC*, vol. 31, no. 11, pp. 1770-1779, Nov. 1996.
- [7] T.Kuroda et al., "A High-Speed Low-Power 0.3mm CMOS Gate Array with Variable Threshold Voltage (VT) Scheme," *CICC*, pp. 53-56, May 1996.
- [8] T.Kuroda et al., "Variable threshold-voltage CMOS technology," *IEICE Trans. Electronics*, vol.E83-C, no.11, Nov. 2000.
- [9] H.Mizuno et al., "A Lean-Power Gigascale LSI using Hierarchical VBB Routing Scheme with Frequency Adaptive VT CMOS," *Symp on VLSI Circuits*, pp.95-96, June 1997.
- [10] H.Mizuno et al., "A 18mA-Standby-Current 1.8V 200MHz Microprocessor with Self Substrate-Biased Data-Retention Mode," *ISSCC*, pp. 280-281, Feb. 1999.

T. Kuroda (61/64)



References

- [21] M.Hamada et al., "Utilizing Surplus Timing for Power Reduction," *CICC*, pp. 89-92, May 2001.
- [22] T.Kuroda et al., "Variable supply-voltage scheme for low-power high-speed CMOS digital design," *JSSC*, vol.33, pp. 454-462, Mar. 1998.
- [23] T.Burd et al., "A Dynamic Voltage Scaled Microprocessor System," *ISSCC*, pp. 294-295, Feb. 2000.
- [24] T.Nishikawa et al., "A 60MHz 240mW MPEG-4 video-phone LSI with 16Mbit embedded DRAM," *ISSCC*, pp.230-231, Feb. 2000.
- [25] S.Lee and T. Sakurai, "Run-time Power Control Scheme Using Software Feedback Loop for Low-Power Real-time Applications," *ASPDAC*, A5.2, pp.381~pp.386, Jan. 2000.
- [26] S.Lee and T. Sakurai, "Run-time Voltage Hopping for Low-power Real-time Systems," *DAC*, June 2000.
- [27] Y.S.Shin, H. Kawaguchi, T. Sakurai, "Cooperative Voltage Scaling (CVS) between OS and Applications for Low-Power Real-Time Systems," *CICC*, pp.553-556, May 2001.
- [28] H.Kawaguchi, et al., "Experimental Evaluation of Cooperative Voltage Scaling (CVS): A Case Study," *IEEE Workshop on Power Management for Real-Time and Embedded Systems*, pp.17-23, May 2001.
- [29] K.Nose et al., "V_{TH}-hopping scheme to Reduce Subthreshold Leakage for Low-Power Processors," *JSSC*, pp.413-419, Mar. 2002.
- [30] A. Keshavarzi et al., "Technology Scaling Behavior of Optimum Reverse Body Bias for Standby Leakage Power Reduction in CMOS IC's," *ISLPED*, pp.252-254, Aug. 1999.

T. Kuroda (63/64)



References

- [11] M.Miyazaki et al., "A 100-MIPS/W Microprocessor using Speed-Adaptive Threshold-Voltage CMOS with Forward Bias," *ISSCC*, pp. 420-421, Feb. 2000.
- [12] T.Kuroda, "Optimization and control of V_{DD} and V_{TH} for low-power, high-speed CMOS design," *ICCAD*, pp. 28-34, Nov. 2002.
- [13] K.Nose et al., "Optimization of VDD and VTH for Low-Power and High-Speed Applications," *ASPDAC*, pp.469-474, Jan. 2000.
- [14] T.Sakurai, "Perspective of Power-Aware Electronics," *ISSCC*, pp. 26-29, Feb. 2003.
- [15] H.Kawaguchi et al., "A 0.5-V, 400-MHz,VDD-Hopping Processor with Zero-VTH FD-SOI Technology," *ISSCC*, pp. 106-107, Feb. 2003.
- [16] K.Nose et al., "Power-Conscious Interconnect Buffer Optimization with Improved Modeling of Driver MOSFET and Its Implications to Bulk and SOI CMOS Technology," *ISLPED*, pp.24-29, Aug. 2002.
- [17] K.Usami and M. Horowitz, "Clustered voltage scaling technique for low-power design," *ISLPED*, pp. 3-8, Apr. 1995.
- [18] M.Takahashi et al., "A 60mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," *JSSC*, vol. 33, no. 11, pp. 1772-1780, Nov. 1998.
- [19] K.Usami et al., "Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques," *DAC*, pp. 483-488, June 1998.
- [20] T.Kuroda et al., "Low-power CMOS digital design with dual embedded adaptive power supplies," *JSSC*, vol. 35, no. 4, pp.652-655, April 2000.

T. Kuroda (62/64)



References

- [31] A. Keshavarzi et al., "Effectiveness of Reverse Body Bias for Leakage Control in Scaled Dual Vt CMOS ICs," *ISLPED*, pp.207-212, Aug. 2001.
- [32] S. Narendra et al., "1.1V 1GHz Communication Router with On-Chip Body Bias in 150nm CMOS," *ISSCC*, pp. 270-271, Feb. 2002.
- [33] S. Vangal et al., "A 5GHz 32b Integer-Execution Core in 130nm Dual-V_T CMOS," *ISSCC*, pp. 412-413, Feb. 2002.
- [34] T.Hiramote et al., "Optimum Device Parameters and Scalability of Variable Threshold CMOS (VTCMOS)," *SSDM*, pp.372-373, Aug. 2000.
- [35] H. Im et al., "VTCMOS Characteristics and Its Optimum Conditions Predicted by a Compact Analytical Model," *ISLPED*, pp.123-128, Aug. 2001.
- [36] T. Inukai et al., "Origin of Circuit Substrate Bias in Variable Threshold Voltage CMOS," *SSDM*, pp.106-107, Aug. 2001.
- [37] T. Inukai et al., "Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration," *CICC*, pp. 409-412, May 2000.
- [38] S. Narendra, et al., "Scaling of Stack Effect and its Application for Leakage Reduction," *ISLPED*, pp. 195-200, Aug. 2001.
- [39] K. Kanda et al., "1.27Gb/s/pin 3mW/pin Wireless Superconnect (WSC) Interface Scheme," *ISSCC*, pp. 186-187, Feb. 2003.
- [40] M. Ohashi et al., "A 27MHz 11.1mW MPEG-4 Video Decoder LSI for Mobile Application," *ISSCC*, pp. 366-367, Feb. 2002.
- [41] M. Hamada et al., "Flip-flop selection technique for power-delay trade-off," *ISSCC*, pp. 270-271, Feb. 1999.

T. Kuroda (64/64)

