

**第4回 関西コロキアム電子デバイスワークショップ**  
**(第4回 MSFK Award 選考会)**  
**IEEE EDS Kansai Chapter 総会**

---

主催 :	IEEE Electron Devices Society Kansai Chapter
共催 :	京都大学、大阪大学
日時 :	平成16年3月9日(火)午前9時30分~午後4時15分
会場 :	キャンパスプラザ京都 第1会議室
場所 :	〒600-8216 京都市下京区西洞院通塩小路下る
定員 :	63名
公用語 :	日本語
会費 :	2,000円(学生無料)
使用機器 :	OHP、Projector共に可
講演時間配分 :	一件につき、発表20分、質疑応答5分
問い合わせ先 :	松下電器 酒井啓之 (sakai@erl.mec.mei.co.jp)

---

**Advance Program**

**9:30am Opening Remark by D. Ueda (*Matsushita*)**

---

**Technical Session A Chaired by M. Kuzuhara (*NEC*)**

---

**9:40 am** A-1. "MBE-Growth, Characterization and Properties of InN", T. Araki and Y. Nanishi (*Ritsumeikan University*)

**10:05 am** A-2. "AlGaN/GaN HEMT with thermally annealed Ni/Pt/Au Schottky gate", T. Oishi, T. Nanjo, N. Miura, M. Suita, Y. Abe (*Mitsubishi*)

**10:30 am** A-3. "RF Power Performance of Recessed-Gate AlGaN/GaN Heterojunction Field-Plate FETs", H. Miyamoto, Y. Ando, Y. Okamoto, T. Nakayama, K. Hataya, T. Inoue and M. Kuzuhara (*FED*)

**10:55 am** A-4. "A High Power SPDT Switch IC using AlGaN/GaN HFETs", H. Ishida, Y. Hirose, T. Murata, A. Kanda, Y. Ikeda, T. Matsuno, K. Inoue, Y. Uemoto, T. Tanaka, T. Egawa\*, and D. Ueda (*Matsushita, \*Nagoya Institute of Technology*)

**11:15 am** A-5. "Fabrication of SiC Lateral Super Junction Diodes with Multiple Stacking p- and n-Layers", M. Miura, S. Nakamura, J. Suda, T. Kimoto, and H. Matsunami, (*Kyoto University*)

---

**11:40am ~ 12:50pm Lunch Break**

---

**12:50pm Award Presentation by A. Suzuki (*Ritsumeikan University*)**

---

**Technical Session B Chaired by T. Matsuoka (*Osaka University*)**

---

- 1:00 pm** B-1. "Impact of Actively Body- Bias Controlled (ABC) SOI SRAM by Using Direct Body Contact Technology for Low-Voltage Application", Y. Hirano, T. Ipposhi, H. Dang, T. Matsumoto, T. Iwamatsu, K. Nii, Y. Tsukamoto, T. Yoshizawa, H. Katou, S. Maegawa, K. Arimoto, Y. Inoue, M. Inuishi, and Y. Ohji (*Renesas Technology*)
- 1:25 pm** B-2. "Novel Self-Assembled Ultra-Low-k Porous Silica Films with High Mechanical Strength", Y. Oku, K. Yamada, T. Goto, Y. Seino, A. Ishikawa, T. Ogata, K. Kohmura, N. Fujii, N. Hata, R. Ichikawa, T. Yoshino, C. Negoro, A. Nakano, Y. Sonoda, S. Takada, H. Miyoshi, S. Oike, H. Tanaka, H. Matsuo, K. Kinoshita, and T. Kikkawa\*, (*Mirai, \*Hiroshima University*)
- 1:50 pm** B-3. "Analysis of Transient Characteristics of Polycrystalline Silicon Thin-Film Transistors", K. Tada, T. Hirose, T. Matsuoka, K. Taniguchi, K. Maeda\*, T. Sakai\*, Y. Kubota\*, and S. Imai\* (*Osaka University, \*Sharp*)
- 2:15 pm** B-4. "Analysis of Reliability in Low-Temperature Poly-Si Thin Film Transistor using Pico-second Time-Resolved Emission Microscope", H. Honda, Y. Uraoka, N. Hirai\*, H. Yano, T. Hatayama and T. Fuyuki (*Nara Institute of Science and Technology, \*Hamamatsu Photonics*)

---

**2:40pm ~ 2:50pm Break**

---

- 2:50 pm** B-5 "Design of Ferroelectric-Based Logic-in-Memory VLSI", Y. Fujimori, T. Nakamura, H. Takasu, H. Kimura\*, T. Hanyu\* and M. Kameyama\* (*Rohm, \*Tohoku University*)
- 3:15 pm** B-6 "Proposal for 1T/1C Ferroelectric Random Access Memory with Multiple Storage and Application to Functional Memory", H. Kato, Y. Maeda and H. Nozawa (*Kyoto University*)
- 3:40 pm** B-7. "Advanced Layer-By-Layer Deposition and Annealing Process for



High-Quality High-k Dielectrics Formation”, K. Iwamoto, K. Tominaga, T. Yasuda,  
T. Nabatame, A. Toriumi\* (*Mirai, \*The University of Tokyo*)

4:05pm Closed Remark by K. Taniguchi (*Osaka University*)

---

**4:15pm ~ 5:00pm IEEE EDS Kansai Chapter 総会**

---

議題

1. 2003 年度活動報告
2. 2004 年度活動計画
3. 会計報告
4. 国際会議 2003IMFEDK 報告及び 2004IMFEDK 計画
5. その他